Microchip Technology /ATSAML11E14A /ADC /CTRLC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRLC

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DIFFMODE)DIFFMODE 0 (LEFTADJ)LEFTADJ 0 (FREERUN)FREERUN 0 (CORREN)CORREN 0 (12BIT)RESSEL 0 (R2R)R2R 0 (DISABLE)WINMODE 0 (BOTH)DUALSEL

RESSEL=12BIT, WINMODE=DISABLE, DUALSEL=BOTH

Description

Control C

Fields

DIFFMODE

Differential Mode

LEFTADJ

Left-Adjusted Result

FREERUN

Free Running Mode

CORREN

Digital Correction Logic Enable

RESSEL

Conversion Result Resolution

0 (12BIT): 12-bit result

1 (16BIT): For averaging mode output

2 (10BIT): 10-bit result

3 (8BIT): 8-bit result

R2R

Rail-to-Rail mode enable

WINMODE

Window Monitor Mode

0 (DISABLE): No window mode (default)

1 (MODE1): RESULT > WINLT

2 (MODE2): RESULT < WINUT

3 (MODE3): WINLT < RESULT < WINUT

4 (MODE4): !(WINLT < RESULT < WINUT)

DUALSEL

Dual Mode Trigger Selection

0 (BOTH): Start event or software trigger will start a conversion on both ADCs

1 (INTERLEAVE): START event or software trigger will alternatingly start a conversion on ADC0 and ADC1

Links

()